## Chapter-1 <br> Register <br> Transfer and Micro- <br> operations

1.1 Register - Transfer Language
1.2 Register Transfer
1.3 Bus Transfer and Memory Transfer
1.4 Arithmetic Micro-Operations
1.5 Logic micro operations Shift Micro
1.6 operation. Arithmetic Logic Shift
1.7 Unit

## Micro-operations

Ref. Book Name : Computer System Architecture, M. Morris Mano
[1] Micro-operations are elementary operations performed on data store in registers or in memory.
[1] The Micro-operations most frequently encountered are of four types:
i. Transfer Micro-operations
ii. Arithmetic Micro-operations
iii. Logic Micro-operations
iv. Shift Micro-operations

### 1.1 Register Transfer Language

Ref. Book Name : Computer System Architecture, M. Morris Mano
The symbolic notation used to describe the micro-operation transfers among registers is called a register transfer language.
[1] Information transferred from one register to another is designated by means of a replacement operator.
[] The statement Denotes a transfer of the content of register R1 into register R2.

$$
R 2 \leftarrow R 1
$$

[1] The content of source register R1 does not change after the transfer.

### 1.2 Register Transfer

[1] When data is transferred from one register to another register is known as register transfer.
II Computer registers are designated by capital letters to denote the function of the register.

(a) Register

(c) Numbering of bits

$$
76543210
$$

(b) Showing individual bits

| $\mathbf{P C ( H )}$ | $\mathrm{PC}(\mathrm{L})$ |
| :--- | :--- |

(d) Divided into parts

### 1.2 Register Transfer

T- To denote a transfer to occur only under a predetermined control condition

$$
\text { if }(P=1) \text { then }(R 2 \leftarrow R 1)
$$

[1] Where P is a control signal generated in the control section.

Il The control function is a Boolean variable that is equal to 1 or 0 . It can also be denoted by

$$
P: R 2 \leftarrow R 1
$$

Il Control condition symbolizes the requirement that the transfer operation be executed by the hardware only if $\mathrm{P}=1$.

## Transfer between registers



Figure: Transfer from R1 to R2, when $\mathrm{P}=1$.


Timing diagram

### 1.3 Bus and Memory Transfers

II Transferring information between registers in a multiple register configuration is a common bus system.
[] A bust structure consists of a set of common lines through which binary information is transferred one at a time.
[1] Control signals determine which register is selected by the bus during each particular register transfer.

Il One way of constructing a common bus system is with multiplexers.
[1] The multiplexers select the source register whose binary information is then placed on the bus.

Il The selection lines $(\mathrm{S} 1, \mathrm{~S} 0)$ choose the four bits of the register and transfer them to four line common bus.


Figure: Bus system for four registers

## Three state Bus Buffers

[1] Buffer is a circuit used to boost up the signals for transmitting over long distance.
[1] Three state gate is a digital circuit that exhibits three states.

Tle Two of the states are signals equivalent to logic 1 and 0 .
[1] The third state is a high-impedance state.



Figure: Bus Line with three state buffer

## Memory Transfer

[1] The transfer of information from memory to external environment is called a read operation.
[1] Transfer of new information to be stored into memory is called a write operation.
[1] Read $: D R \leftarrow M[A R]$

Il Write $: M[A R] \leftarrow R 1$


### 1.4 Arithmetic Micro operations

Ref. Book Name : Computer System Architecture, M. Morris Mano
[1] Basic arithmetic micro operations are addition, subtraction, increment, decrement and shift.
[1] $R 3 \leftarrow R 1+R 2$

畕 $\mathrm{R} 3 \leftarrow \mathrm{R} 1-\mathrm{R} 2$
[1 $\mathrm{R} 2 \leftarrow \overline{\mathrm{R} 2}$

目 $2 \leftarrow \overline{R 2}+1$

## Binary Adder

[1] Digital circuit that generates the arithmetic sum of two binary numbers of any length is called binary adder.


Figure: 4-bit binary adder

## Binary Adder-Subtractor



Figure: 4-bit binary adder-subtractor

## Binary Adder-Subtractor

[1] The subtraction $A-B$ can be done by taking the 2 's complement of $B$ and adding it to A .
[1] The mode input M controls the operation.
[1] When $\mathrm{M}=0$ the circuit is an adder.
[1] When $\mathrm{M}=1$ the circuit becomes a subtractor.
[1] Each exclusive-OR gate receives input $M$ and one of the inputs of $B$.
[1] When $M=0$, we have $B \oplus 0=B$, Full adders receive the value of $B$, input carry is 0 ( $C O$ is connected to M ), and circuit performs $\mathrm{A}+\mathrm{B}$.
[1] When $M=1$, we have $B \oplus 1=B^{\prime}$ and $C_{0}=1$. The $B$ inputs are all complemented ( $\mathrm{B}^{\prime}$ ) and 1 is added through input carry.
[1 Circuit performs $A+2$ 's complement of $B$.

## Binary Adder-Subtractor

[1] Subtraction of $B$ from $A$ is written as
[1] $A=A+2$ 's complement of $B=>\left(B^{\prime}+1\right)$
[1] For example,

$$
\begin{aligned}
& A=1011_{2}=11_{10} \\
& B=1001_{2}=9_{10}
\end{aligned}
$$

[1] 1's complement of register B is $\mathrm{B}^{\prime}=0110_{2}$
[1] 2's complement of $B$ is $\mathrm{B}^{\prime}+1=0110+1=0111_{2}$
[1]
Now add A to 2's complement of B


## Binary Incrementer

[1] The increment micro-operation adds one to a number in register.


Figure: 4-bit binary incrementer

## Binary Incrementer

[1] One of the inputs of the half-adder is connected to logic 1 .
[1] Other input is connected to the least significant bit of the number to be incremented.

In Output carry from one half-adder is connected to one of the inputs of the next higher order half-adder.
[1 Circuit receives four bits from $A 0$ through $A 3$, adds 1 to it, and generates the incremented output SO through S3.
[1] Output carry C4 will be 1 only after incrementing binary 1111.
[1] Circuit can be extended to an n-bit binary incrementer by extending the diagram to include n half-adders.

## Arithmetic Circuit

[1] The basic component of an arithmetic circuit is the parallel adder.
The four inputs from $A$ go directly to the $X$ inputs of the binary adder.
Ill Each of the four inputs from $B$ are connected to the data inputs of the multiplexers.

Tel The data input of multiplexers also receive complement of B.
The other two data inputs are connected to logic-0 and 1.
Ill The four multiplexers are controlled by two selection inputs, S1 and S0.
[1] The output of the binary adder is calculated from the following arithmetic sum:
$D=A+Y+C_{i n}$


## Arithmetic circuit function table

| Select |  |  | Input | Output | Micro-operation |
| ---: | ---: | ---: | ---: | :--- | :--- |
| S1 | S0 | Cin | Y | $\mathrm{D}=\mathrm{A}+\mathrm{Y}+$ Cin |  |
| 0 | 0 | 0 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}$ | Add |
| 0 | 0 | 1 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}+1$ | Add with carry |
| 0 | 1 | 0 | $B^{\prime}$ | $\mathrm{D}=\mathrm{A}+\mathrm{B}^{\prime}$ | Subtract with borrow |
| 0 | 1 | 1 | $\mathrm{~B}^{\prime}$ | $\mathrm{D}=\mathrm{A}+\mathrm{B}^{\prime}+1$ | Subtract |
| 1 | 0 | 0 | 0 | $\mathrm{D}=\mathrm{A}$ | Transfer A |
| 1 | 0 | 1 | 0 | $\mathrm{D}=\mathrm{A}+1$ | Increment A |
| 1 | 1 | 0 | 1 | $\mathrm{D}=\mathrm{A}-1$ | Decrement A |
| 1 | 1 | 1 | 1 | $\mathrm{D}=\mathrm{A}$ | Transfer A |

### 1.5 Logic Micro-operations

Ref. Book Name : Computer System Architecture, M. Morris Mano


### 1.5 Logic Micro-operations



## Hardware Implementation

[1] Logic micro-operations specify binary operations for strings of bits stored in register.
[1] Most computers use only 4 micro-operations:

1. AND
2. $O R$
3. $X O R$
4. Complement

| S1 | S0 | Output | Operation |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{E}=\mathrm{A} \wedge \mathrm{B}$ | AND |
| 0 | 1 | $\mathrm{E}=\mathrm{A} \vee \mathrm{B}$ | OR |
| 1 | 0 | $\mathrm{E}=\mathrm{A} \oplus \mathrm{B}$ | XOR |
| 1 | 1 | $\mathrm{E}=\overline{\mathrm{A}}$ | Complement |



## Applications of Logic Micro-operation

Il Selective set

- The selective set operation sets to 1 the bits in register A where there are corresponding 1's in register B.
- It does not affect bit positions that have 0's in B.
- For example:

$$
\begin{array}{ll}
1010 & \text { A before } \\
1100 & \text { B logic operand } \\
\cline { 1 - 1 } 1110 & \text { A after }
\end{array}
$$

- A: Processor Register
- B: Logic operand extracted from memory
- OR micro-operation can be used to selectively set bits of a register.


## II Selective Complement

- This operation complements bits in A where there are corresponding bits in A where there are corresponding 1's in $B$.
- For example,

| 1010 | A before |
| ---: | :--- |
| $\frac{1}{01010}$ | B logic operand |
| A after |  |

- Exclusive-OR micro-operation can be used for selective complement.
[1] Selective Clear
- The selective clear operation clears to 0 the bits in A only where there are corresponding 1's in B.
- For example,

| 1010 | A before |
| ---: | :--- |
| $\frac{1}{01010}$ | B logic operand |
| A after |  |

- Corresponding logic micro-operation is $A \leftarrow A \wedge B$

TII Mask (Delete)

- The mask operation is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B.
- For example,

| 1010 | A before |
| :--- | :--- |
| 1100 | B logic operand |
| 1000 $A$ after |  |

- The mask operation is an AND micro-operation
[1] Insert
- The insert operation inserts a new value into group of bits.
- This is done by first masking the bits and then ORing them with the required value.
- For example,

| 01101010 | A before |
| :--- | :--- |
| 00001111 | B (mask) |
|  | A after masking |

- Now insert the new value
01101010
10011111
10011010

A before<br>$B$ (insert)<br>A after insertion

### 1.6 Shift Micro-operations

Ref. Book Name : Computer System Architecture, M. Morris Mano
[1] Shift micro-operations are used for serial transfer of data.
[l] The contents of a register can be shifted to the left or to the right.
[1] The information transferred through the serial input determines the type of shift. There are three types of shifts:

1. Logical Shift
2. Circular Shift
3. Arithmetic Shift

### 1.6 Shift Micro-operations

## 1. Logical Shift

[1] A logical shift is one that transfers 0 through the serial input.

The symbols shl and shr denotes logical shift.

$$
\begin{aligned}
& \text { R1 } \leftarrow \text { shl R1 } \\
& \text { R2 } \leftarrow \text { shr R2. }
\end{aligned}
$$

2. Circular Shift (rotate operation)
[1] The circular shift circulates the bits of the register around the two ends without loss of information.
[1] cil denotes circular shift left
ne cir denotes circular shift right.

### 1.6 Shift Micro-operations

## 3. Arithmetic Shift

[1] An arithmetic shift is a micro-operation that shifts a signed binary number to the left or right.
[1] An arithmetic shift-left multiplies a signed binary number by 2 .
Il An arithmetic shift-right divides the number by 2 .


### 1.7 Arithmetic Logic Shift Unit



Ai-1
$A i+1$
Figure: One stage of arithmetic logic shift unit

## Function table for Arithmetic Logic Shift Unit

| Operation Select |  |  |  |  | Cin | Operation |
| ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| S3 | S2 | S1 | S0 |  | Function |  |
| 0 | 0 | 0 | 0 | 0 | $F=A$ | Aransfer A |
| 0 | 0 | 0 | 0 | 1 | $F=A+1$ | Increment A |
| 0 | 0 | 0 | 1 | 0 | $F=A+B$ | Addition |
| 0 | 0 | 0 | 1 | 1 | $F=A+B+1$ | Add with carry |
| 0 | 0 | 1 | 0 | 0 | $F=A+B^{\prime}$ | Subtract with borrow |
| 0 | 0 | 1 | 0 | 1 | $F=A+B^{\prime}+1$ | Subtraction |
| 0 | 0 | 1 | 1 | 0 | $F=A-1$ | Decrement |
| 0 | 0 | 1 | 1 | 1 | $F=A$ | Transfer A |
| 0 | 1 | 0 | 0 | $X$ | $F=A \wedge B$ | AND |
| 0 | 1 | 0 | 1 | $X$ | $F=A V B$ | OR |
| 0 | 1 | 1 | 0 | $X$ | $F=A \oplus B$ | XOR |
| 0 | 1 | 1 | 1 | $X$ | $F=A^{\prime}$ | Complement |
| 1 | 0 | $X$ | $X$ | $X$ | $F=\operatorname{shr} A$ | Shift right A into F |
| 1 | 1 | $X$ | $X$ | $X$ | $F=$ shl A | Shift left A into F |

